The floorplan of a VLSI chip and its projected yield are usually considered to be completely unrelated issues. This commonly used assumption does not necessarily hold for seueml recently designed VLSI chips that incorpomte some defect tolemnce. The purpose of this paper is to investigate the relationship betweenfloorplanning and yield for this type of chips.
Introduction
Until recently, yield issues were rarely considered when the floorplan of a new chip was decided upon, mainly for two reasons. First, most designed integrated circuits had no redundant circuitry (for the purpose of defect tolerance) and as such, their yield has been independent of their floorplan. Second, even for ICs with built-in defect tolerance, the exact floorplan of the chip has no effect on the projected yield when either the Poisson or the compounded Poisson yield models are employed (as was pointed out in [l]). In particular, the above statement applies to the most commonly used compounded Poisson model, which results in the negative binomial distribution with the large area clustering assumption [2] (i.e., the "size" of the defect clusters is assumed to be much larger than the size of the This situation is changing now with the introduction of defect-tolerant integrated circuits with a total area of 2cma and up [3]. Recent studies of defect maps of large area VLSI ICs [4] have shown that the commonly empioyed large area clustering negative binomial distribution does not provide a sufficiently accurate yield model for such large area ICs. Instead, the newly proposed medium size clustering model [5] proved to provide a much better match to empirical data [4] .
The objective of this paper is to study the possible impact that the floorplan of a large area chip with redundancy may have on the yield of the chip, under the new yield model employing the medium area clustering negative binomial distribution. Our test cases are DEC's Alpha chip, with die size of 1.68cmx 1.39cm, containing 1.68 million transistors [3] and Hitachi's SLSI (System integrated LSI) chip with die size of 3.86cmx5.04cm, containing eleven 4-Mb DRAM'S, six 64-Kb SRAM's, and an 16K-Gate Array [6] .
In Section 2 we present an example of a simplified yield analysis of some hypothetical chip, Section 3 then focuses on the Alpha chip, while Section 4 includes the analysis of the chip).
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A Simplified Model
To demonstrate the possible effect of the floorplan on the yield, we compare the yield of two floorplans a and b of a hypothetical chip depicted in Figure 1 , making several assumptions for the sake of simplicity. The chip consists of eight equal-area modules, NI, Na, N3, N4, SI, Sz, S3 and S4. N I , Nz, N3 and N4 have no incorporated redundancy, Sz is a spare for SI and S4 is a spare for S3. In the following discussion, we distinguish between manufacturing defects and logical faults. Only a fraction of the defects actually become faults, with the precise number depending on the layout of the circuit. We assume that for proper operation of the chip, either SI or Sa and either S3 or S4 have to be fault-free, and N I , N2, N3 and N4 all have to be fault-free.
Clearly, if small area clustering (clusters smaller than or comparable to the size of a module) or large area clustering (clusters larger than or equal to the chip area) is assumed, the estimated yields of both floorplans will be equal. The conclusion is different, however, when medium area Clustering is assumed. Suppose the block size (i.e., the approximate size of the defect clusters) is equal to the area of 2 modules (see Figure 1 ) and denote by p the probability that a block is defect-free. Each of the N; modules can tolerate a defect with probability g N (i.e., 1 -g N is the probability that a defect occurring in Ni will result in a chip-kill fault), while each of the S; modules can tolerate a defect with probability gs. Assuming statistical independence among the different blocks, we obtain for floorplan a in Figure 1 
Y i e l d ( a )
and for floorplan b
It can be shown algebraically that for 0 < p < 1 , O < 7~ < 1 and 0 < gs < 1
YieZd(a) < YieZd(b)
Floorplan b should therefore be preferred over floorplan a (if yield maximization is the only consideration), and the two modules with redundancy should be placed next to each other rather than be separated by the modules without redundancy.
Yield Analysis of the Alpha Chip
The floorplan of the Alpha chip is depicted in Figure 2 . The The current floorplan as shown in Figure 2 has the D-CACHE on one side and the I-CACHE on the other side of the chip. Another possible floorplan is depicted in Figure  3 . Here, the two cache units are located next to each other. The effect of a cluster of defects intersecting the area of the I-CACHE may differ in the two alternative floorplans.
In the current floorplan, such a cluster would result in chip-kill faults, rendering the chip useless. The same cluster of defects in the alternate floorplan (Figure 3) would possibly be tolerated. However, one can easily imagine a scenario of clusters of defects for which the first floorplan may prove to be better than the second one. There is a need, therefore, for a more careful analysis of the impact of the floorplan on the yield.
For the purpose of yield calculation, one row in a cache (1024 x 1 cells) is considered a module and its area has been chosen as the unit area. The total area of the chip, measured in these units, can be approximated by 396 area units. The fault density per unit area is denoted by XI for the caches and by Xz for the remaining area. Usually, Xz < X i since the layout of the random logic portion of the chip is less dense than that of the cache units. The fault distribution is the medium-area negative binomial distribution, with a clustering We can see that there is no difference in the two yields for X2/X1 = 0.9, while for Xz/Xl = 0.1 the alternate floorplan is slightly better, especially for the larger values of A. However, for practical values of X around 0.003/mm2
[8] the difference is negligible. Figure 5 shows the yield of the original and alternate floorplans of the Alpha chip as a function of the block size for two values of and two values of XI . The width of the block is fixed (set at the width of a single cache row) and the height is variant. For all values of X1 and Xz, and either very small or very large values of the block size, the two floorplans have the same projected yield. Very small and very large block sizes correspond to the small area negative binomial distribution and the large area negative binomial distribution, respectively. For medium size blocks the difference between the yield of the two floorplans may have some significance only for low values of Xz/X1, and a high value of the defect density. We conclude therefore that for practical purposes the two floorplans are equally good.
Yield Analysis of the SLSI Chip
The floorplan of Hitachi's SLSI chip is depicted in Figure 6 . The chip size is 38.16 x 50.4 = 1923.26mm2 and could not fit the conventional reticle, which allows a maximum chip size of about 200mm2. Therefore, to manufacture the SLSI chip, the wafer underwent four separate fabrication steps in which the gate array, the SRAMs, the DRAMs and the interconnections were patterned. The 11 4Mb DRAMs which consume most of the chip area use a 0.8pm process and incorporate redundancy for defect tolerance. The remaining units in the chip use a 1.3pm relaxed process and have no redundancy.
In what follows we will concentrate on the DRAMs, the only units in the chip that employ some defect tolerance technique. Each DRAM is internally organized as a 1M word x 4 bits memory. Thus, the DRAM consists of four identical parts, and each one of these four parts, in turn, is divided into 8 sections which are called 'mats'. This is done to reduce resistance and stray capacitance on the bit lines. We estimate the DRAM size to be 13" x 5.5mm
and assume that the internal organization of each mat is 128 words x 1K bits, i.e., there are yield calculation purposes, we divided the chip area into 36 modules, enabling the choice of block sizes between 1 x 1 and 6 x 6. As can be expected, there was no significant difference in yield between the two floorplans when either very small or very large block sizes have been selected. There were some noticeable differences, however, for medium size blocks, as can be seen in Figure 8 . This figure depicts the yield of both the original and the alternate floorplans as a function of A1 (the defect density of the DRAM'S) for &/AI = 0.5, a = 1.5 and two block sizes, namely 6 x 2 and 2 x 3. Figure 8 demonstrates that for a block size of 6 x 2 the yield of the original floorplan is much higher than that of the alternate, while for a block size of 2 x 3, the alternate floorplan is slightly better than the original one.
Conclusion
We have shown that for recently designed integrated circuits the selected floorplan may affect the expected yield of the chip. Still, the complexity of routing (including number and length of wires, total area consumption, and design time) is expected to remain the major factor to be considered when deciding on the floorplan of a chip. The designer should, however, be aware of the impact of the selected floorplan on the yield and take it into consideration. 
